Influence of the Test Lengths on Area Overhead in Mixed-Mode BIST
نویسندگان
چکیده
In this paper we present a discussion on choosing the test lengths in our mixed-mode BIST technique. The BIST design method is based on the column-matching algorithm proposed before. The mixedmode strategy divides the test sequence into two disjoint phases: first the pseudo-random phase detects the easy-todetect faults, and the subsequent deterministic phase generates test vectors needed to fully test the circuit. The lengths of these two phases directly influence both the test time and the BIST area overhead, as well as the BIST design time. Some kind of trade-off has to be found, to design the BIST circuitry efficiently. The pseudo-random testability of the ISCAS benchmarks is studied here. The conclusions obtained here can be generalized to be applied to any circuit.
منابع مشابه
Column-matching based mixed-mode test pattern generator design technique for BIST
A novel test-per-clock built-in self-test (BIST) equipment design method for combinational or full-scan sequential circuits is proposed in this paper. Particularly, the test pattern generator is being designed. The method is based on similar principles as are well known test pattern generator design methods, like bit-fixing and bit-flipping. The novelty comprises in proposing a brand new algori...
متن کاملMixed-mode Bist Based on Column Matching
A test-per-clock BIST method for combinational or full-scan circuits is proposed. The method is based on a design of a combinational block the decoder, transforming pseudo-random LFSR code words into deterministic test patterns. A Column-Matching algorithm to design the decoder is proposed. The Column-Matching method modified to support a mixed-mode BIST is proposed as well. Here the BIST is di...
متن کاملSpecial ATPG to Correlate Test Patterns for Low-Overhead Mixed-Mode BIST
In mixed-mode BIST, deterministic test patterns are generated with on-chip hardware to detect the random-pattern-resistant (r.p.r.) faults that are missed by the pseudo-random patterns. While previous work in mixed-mode BIST has focused on developing hardware schemes for more efficiently encoding a given set of deterministic patterns (generated by a conventional ATPG procedure), the approach ta...
متن کاملEfficient BIST TPG design and test set compaction via input reduction
A new technique called input reduction is proposed for built-in self test (BIST) test pattern generator (TPG) design and test set compaction. This technique analyzes the circuit function and identifies sets of compatible and inversely compatible inputs. Inputs in each set can be combined into a test signal in the test mode without sacrificing fault coverage, even if they belong to the same circ...
متن کاملColumn-matching Based Mixed-mode Bist Technique
A novel test-per-clock built-in self-test (BIST) equipment design method for combinational or full-scan circuits, together with necessary supplementary algorithms, is proposed in this Thesis. This method is mostly based on a design of a combinational block the Decoder, transforming pseudo-random code words into deterministic test patterns pre-computed by some ATPG tool. The Column-Matching algo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004